Recherche avancée

Calendrier

< Février 2010 >
Lu Ma Me Je Ve Sa Di
1 2 3 4 5 6
8 9 10 11 12 13 14
15 16 17 18 19 20 21
22 23 24 25 26 27 28

Statistiques

mod_vvisit_countermod_vvisit_countermod_vvisit_countermod_vvisit_countermod_vvisit_countermod_vvisit_countermod_vvisit_counter
mod_vvisit_counterAujourd'hui1579
mod_vvisit_counterHier2269
mod_vvisit_counterCette semaine10796
mod_vvisit_counterDerniére semaine15620
mod_vvisit_counterCe mois23984
mod_vvisit_counterLe mois dernier67769
mod_vvisit_counterTous403032

en ligne (20 minutes) : 41
Votre IP: 38.107.191.96
,
Now is: 2010-03-11 18:11

Google Friend



Electronic Design Automation: Synthesis, Verification, and Test

Note des utilisateurs: / 0
MauvaisTrès bien 

E-Books

Electronic Design Automation: Synthesis,  Verification, and Test (Systems on Silicon)

Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng, "Electronic Design Automation: Synthesis, Verification, and Test (Systems on Silicon)"
Morgan Kaufmann (March 12, 2009) | English | 0123743648 | 972 pages | PDF | 13.71 MB

This book provides broad and comprehensive coverage of the entire EDA flow.
EDA/VLSI practitioners and researchers in need of fluency in an "adjacent" field will find this an invaluable reference to the basic EDA concepts, principles, data structures, algorithms, and architectures for the design, verification, and test of VLSI circuits. Anyone who needs to learn the concepts, principles, data structures, algorithms, and architectures of the EDA flow will benefit from this book.

* Covers complete spectrum of the EDA flow, from ESL design modeling to logic/test synthesis, verification, physical design, and test - helps EDA newcomers to get "up-and-running" quickly
* Includes comprehensive coverage of EDA concepts, principles, data structures, algorithms, and architectures - helps all readers improve their VLSI design competence
* Contains latest advancements not yet available in other books, including Test compression, ESL design modeling, large-scale floorplanning, placement, routing, synthesis of clock and power/ground networks - helps readers to design/develop testable chips or products
* Includes industry best-practices wherever appropriate in most chapters - helps readers avoid costly mistakes


Vous devez vous enregistrer pour visualiser le contenu complet du site ou inscrire..

Merci de cliquer sur la pub avant de télécharger.
Commentaires (0)add comment

Ecrivez un commentaire
Réduire l'éditeur | Agrandir l'éditeur

security image
Entrez les caractères affichés


busy


Plus de téléchargement:


adfever